Update your browser

Your browser (Internet Explorer) is out of date.

Update your browser for more security, comfort and the best experience on this site.

Verific Design Automation Inc.

As a leading provider of SystemVerilog, VHDL, and UPF front-ends, Verific’s software is used worldwide in synthesis, simulation, formal verification, emulation, debugging, virtual prototyping and design-for-test applications, which combined have shipped ov

1516 Oak St., Suite 115, Alameda, CA 94501, United States

Profile Navigation
This is a community generated profile. If you would like to claim it, please contact us.

About

Our Company

Verific Design Automation, with offices in Kolkata, India and Alameda, CA, was founded in 1999 by EDA industry veteran Rob Dekker. Prior to founding Verific, Dekker was a software developer, manager and director at Exemplar Logic.

As a leading provider of SystemVerilog, VHDL, and UPF front-ends, Verific’s software is used worldwide in synthesis, simulation, formal verification, emulation, debugging, virtual prototyping and design-for-test applications, which combined have shipped over 60,000 copies.

Company Type

Choose Company Type

Cancel

Company Size

< 10

Choose Company Size

Cancel

Contact Info

get in touch

  • Location:

    Other: 1516 Oak St., Suite 115, Alameda, CA 94501, United States